3.3.2@_

`̂p

Љ̗p

i_HiMuliti-Level Logic Circuitj

ԑJڕ\

i_H

Lfq

Mealy ^

ZCu

Moore ^

q[XeBbNASY

n[hEFALqiHDLFHardware Description Languagej

lbgXgiNetlistj

ʍiHigh Level Synthesisj

Lԋ@BiFinite State Machine: FSMj

PLAiProgrammable Logic Arrayj

Q[gACiGate Arrayj

X^_[hZiStandard Cellj

tbvtbviFlip-Flopj

eNmW}bsOiTechnology Mappingj